Design of 8-Channel Answer Control System Based on Medium and Small Scale Digital Integrated Circuits

Authors

  • Fuping Chen Chongqing Chemical Industry Vocational College, Chongqing, China Author

DOI:

https://doi.org/10.70088/wcwpjq81

Keywords:

digital integrated circuits, priority encoder, answer control system, timing circuit, signal latching

Abstract

In competitive answering scenarios, the reliable and rapid determination of which contestant responds first is a critical requirement that demands robust hardware-level signal processing. This paper presents the design and implementation of an eight-channel digital answer control system constructed exclusively from medium- and small-scale digital integrated circuits, addressing the core functional requirements of multi-channel signal priority judgment, answer signal latching, and timed countdown display. The proposed hardware architecture is systematically organized into four principal modules: a priority encoding module, an RS latch module, a decoding and display module, and a timing module. Specifically, the 74LS148 eight-line-to-three-line priority encoder is employed to perform real-time priority encoding of the eight-channel answering signals, ensuring that the earliest valid input is accurately identified. A 74LS279 quad RS latch circuit is subsequently utilized to lock the winning channel signal and suppress all subsequent inputs, thereby achieving effective answer interlock functionality. For the timing subsystem, a 555 timer configured in astable mode operates in conjunction with a 74LS161 synchronous four-bit binary counter to construct a precise hardware-based countdown unit. The 74LS48 BCD-to-seven-segment decoder drives nixie tube displays to visually present both the winning channel number and the remaining time. The complete circuit successfully realizes priority answer identification, signal interlocking, timed countdown, and real-time status indication. Simulation results conclusively verify the correctness and reliability of the proposed circuit logic. Notably, the design relies solely on widely available general-purpose logic chips without any programmable controllers, offering a simple, cost-effective, and easily reproducible solution suitable for educational and small-scale competitive applications.

References

M. Yazdanpour and M. Sadat-Hossieny, "Integrating Theory and Practice in Signals and Systems Education: A Lab-Centered Curriculum," in 2025 ASEE Annual Conference & Exposition, Jun. 2025.

J. Yu, "A simple 24-second timer design for basketball games," in Journal of Physics: Conference Series, vol. 1952, no. 3, p. 032047, Jun. 2021.

C. Li, J. Cao, and X. Zhang, "Water Temperature Measurement Method Based on Square-Wave Signal Generator," in Journal of Physics: Conference Series, vol. 2198, no. 1, p. 012022, May 2022.

C. Xia, Y. Liu, H. Shang, Z. Wei, T. Liu, Z. Yang, and Y. Zhang, "High-Speed Synchronous Transmission Technology for Three-Phase Three-Channel Wireless Power and Reverse Signal," IEEE Trans. Power Electron., 2026.

E. I. Dimitriadis and L. Dimitriadis, "A Simple, Low Cost and Multiple Input Alarm System, Functioning as Finite State Machine (FSM), Using VHDL and FPGAs," J. Active Passive Electron. Devices, vol. 17, pp. 307–315, 2024.

D. Balobas and N. Konofaos, "Low-power, high-performance 64-bit CMOS priority encoder using static-dynamic parallel architecture," in *2016 5th International Conference on Modern Circuits and Systems Technologies (MOCAST)*, May 2016, pp. 1–4.

S. Abdel-Hafeez and S. Harb, "A VLSI high-performance priority encoder using standard CMOS library," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 53, no. 8, pp. 597–601, 2006.

A. S. Kumar, K. K. Godugu, B. Bobbiligama, A. Ramya, V. Gouda, and K. B. K. S. Nithin, "An Efficient Priority Encoder Design Utilizing Reversible Logic Techniques," in 2024 10th International Conference on Electrical Energy Systems (ICEES), Aug. 2024, pp. 1–5.

J. C. Wang, Y. Pang, and Y. Xia, "A BCD priority encoder designed by reversible logic," in *2012 International Conference on Wavelet Active Media Technology and Information Processing (ICWAMTIP)*, Dec. 2012, pp. 318–321.

S. Saini, B. Singh, H. Pahuja, and V. A. Chhabra, "Design and analysis of priority encoder with low power MTCMOS technique," in *2018 8th International Conference on Cloud Computing, Data Science & Engineering (Confluence)*, Jan. 2018, pp. 14–15.

C. Kun, S. Quan, and A. Mason, "A power-optimized 64-bit priority encoder utilizing parallel priority look-ahead," in 2004 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, May 2004, p. II-753.

A. Saha, P. Saha, and D. Pal, "New Scalable 32 nm CMOS Radix-3 Priority Encoder," IETE J. Res., vol. 71, no. 8, pp. 2823–2833, 2025.

C. H. Huang, J. S. Wang, and Y. C. Huang, "Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 63–76, 2002.

Downloads

Published

31 August 2026

Issue

Section

Article

How to Cite

Chen, F. (2026). Design of 8-Channel Answer Control System Based on Medium and Small Scale Digital Integrated Circuits. Artificial Intelligence and Digital Technology, 3(3), 167-175. https://doi.org/10.70088/wcwpjq81